PART |
Description |
Maker |
K7S3236T4C K7S3218T4C |
1Mx36 & 2Mx18 QDRTM II b4 SRAM
|
Samsung semiconductor
|
K7Q161852A |
512Kx36 & 1Mx18 QDRTM b2 SRAM
|
Samsung semiconductor
|
CY7C1415BV18-250BZI CY7C1415BV18-167BZI |
36-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V 1M X 36 QDR SRAM, 0.45 ns, PBGA165 36-Mbit QDR™-II SRAM 4-Word Burst Architecture
|
Cypress Semiconductor, Corp. CYPRESS SEMICONDUCTOR CORP
|
HM66AEB18205 HM66AEB18205BP-33 HM66AEB18205BP-30 H |
Memory>Fast SRAM>QDR SRAM 36-Mbit DDR II SRAM Separate I/O 2-word Burst
|
Renesas Technology / Hitachi Semiconductor
|
HM66AEB18202 HM66AEB36102BP-40 HM66AEB18202BP-30 H |
Memory>Fast SRAM>QDR SRAM 36-Mbit DDR II SRAM 2-word Burst
|
Renesas Technology / Hitachi Semiconductor
|
HM66AEB18204BP-33 HM66AEB18204BP-40 HM66AEB18204BP |
Memory>Fast SRAM>QDR SRAM 36-Mbit DDR II SRAM 4-word Burst
|
Renesas Technology / Hitachi Semiconductor
|
CY7C1514KV18 CY7C1514KV18-300BZXC CY7C1512KV18-300 |
72-Mbit QDR II SRAM 2-Word Burst Architecture Two-word burst on all accesses 72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 2M X 36 QDR SRAM, 0.45 ns, PBGA165 72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 4M X 18 QDR SRAM, 0.45 ns, PBGA165
|
Cypress Semiconductor, Corp.
|
CAT64LC40ZJ CAT64LC40ZS CAT64LC40J-TE7 CAT64LC40J- |
72-Mbit QDR-II SRAM 2-Word Burst Architecture 72-Mbit QDR-II SRAM 4-Word Burst Architecture 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL Architecture 72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL Architecture 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL Architecture SPI Serial EEPROM SPI串行EEPROM 72-Mbit QDR-II™ SRAM 2-Word Burst Architecture SPI串行EEPROM 72-Mbit QDR™-II SRAM 2-Word Burst Architecture
|
Analog Devices, Inc.
|
LC3564B LC3564BM LC3564BS LC3564BT LC3564BT-10 LC3 |
x8 SRAM 64K (8192-word 8-bit) SRAM with OE, CE1, and CE2 Control Pins 64K (8192-word ? 8-bit) SRAM with OE, CE1, and CE2 Control Pins 64K (8192-word x8-bit) SRAM with NOT OE, NOT CE1, and CE2 Control Pins 64K (8192-word x 8-bit) SRAM with NOT OE, NOT CE1, and CE2 Control Pins 64K (8192-word 8-bit) SRAM with OE / CE1 / and CE2 Control Pins 64K (8192-word ′ 8-bit) SRAM with OE, CE1, and CE2 Control Pins 64K (8192-word 8-bit) SRAM with OE, CE1, and CE2 Control Pins 64K的(8192字?8位)与光电,CE1上SRAM和控制引脚铈
|
SANYO[Sanyo Semicon Device] Sanyo Electric Co.,Ltd. Sanyo Electric Co., Ltd.
|
CY7C1168V18-400BZXC CY7C1168V18-375BZXC CY7C1168V1 |
1M X 18 DDR SRAM, 0.45 ns, PBGA165 13 X 15 MM, 1.40 MM HEIGHT, LEAD FREE, MO-216, FBGA-165 18-Mbit DDR-II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) 1M X 18 DDR SRAM, 0.45 ns, PBGA165 2M X 8 DDR SRAM, 0.45 ns, PBGA165
|
Cypress Semiconductor, Corp. CYPRESS SEMICONDUCTOR CORP
|
CY7C1165V18 CY7C1163V18 CY7C1161V18 CY7C1176V18 CY |
18-Mbit QDRII SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency) 2M X 9 QDR SRAM, 0.45 ns, PBGA165 18-Mbit QDRII SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency) 18兆位的国防评估报告⑩- II SRAM字突发架构(2.5周期读写延迟 18-Mbit QDR??II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
|
Cypress Semiconductor Corp. Cypress Semiconductor, Corp.
|